View CAT25C64PSATE13_879016.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(Not recommended for new design, replace with CAT25320)
CAT25C32/64
32K/64K-Bit SPI Serial CMOS EEPROM FEATURES
s 10 MHz SPI compatible s 1.8 to 6.0 volt operation s Hardware and software protection s Low power CMOS technology s SPI modes (0,0 &1,1) s Commercial, industrial and automotive s 1,000,000 program/erase cycles s 100 year data tetention s Self-timed write cycle
H
GEN FR ALO
EE
LE
A D F R E ETM
s 8-pin DIP/SOIC, 14-pin TSSOP and 20-pin
TSSOP
s 64-Byte page write buffer s Block write protection
temperature ranges
- Protect 1/4, 1/2 or all of EEPROM array
DESCRIPTION
The CAT25C32/64 is a 32K/64K-Bit SPI Serial CMOS EEPROM internally organized as 4Kx8/8Kx8 bits. Catalyst's advanced CMOS Technology substantially reduces device power requirements. The CAT25C32/ 64 features a 64-byte page write buffer. The device operates via the SPI bus serial interface and is enabled though a Chip Select (CS). In addition to the Chip Select, the clock input (SCK), data in (SI) and data out (SO) are required to access the device. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence. The CAT25C32/64 is designed with software and hardware write protection features including Block write protection. The device is available in 8-pin DIP, 8-pin SOIC, 14-pin TSSOP and 20-pin TSSOP packages.
PIN CONFIGURATION
DIP Package (P, L)
CS SO WP VSS 1 2 3 4 8 7 6 5 VCC HOLD SCK SI
SOIC Package (S, V)
CS SO WP VSS 1 2 3 4 8 7 6 5 VCC HOLD SCK SI
TSSOP Package (U14, Y14)
CS SO NC NC NC WP VSS
TSSOP Package (U20, Y20)
NC CS SO SO NC NC WP VSS NC NC
1 2 3 4 5 6 7
14 13 12 11 10 9 8
VCC HOLD NC NC NC SCK SI
BLOCK DIAGRAM
SENSE AMPS SHIFT REGISTERS
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
NC VCC HOLD HOLD NC NC SCK SI NC NC
WORD ADDRESS BUFFERS
COLUMN DECODERS
PIN FUNCTIONS Pin Name Function
Serial Data Output Serial Clock Write Protect +1.8V to +6.0V Power Supply Ground Chip Select Serial Data Input Suspends Serial Input No Connect
SO SI CS WP HOLD SCK
I/O CONTROL SPI CONTROL LOGIC BLOCK PROTECT LOGIC
CONTROL LOGIC
SO
XDEC E2PROM ARRAY
SCK WP VCC VSS
DATA IN STORAGE
CS SI
HIGH VOLTAGE/ TIMING CONTROL STATUS REGISTER
HOLD NC
(c) 2004 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
Doc No. 1001, Rev. G
CAT25C32/64
ABSOLUTE MAXIMUM RATINGS*
Temperature Under Bias ................. -55C to +125C Storage Temperature ....................... -65C to +150C Voltage on any Pin with Respect to VSS1) ................... -2.0V to +VCC +2.0V VCC with Respect to VSS ................................ -2.0V to +7.0V Package Power Dissipation Capability (Ta = 25C) ................................... 1.0W Lead Soldering Temperature (10 secs) ............ 300C Output Short Circuit Current(2) ........................ 100 mA RELIABILITY CHARACTERISTICS Symbol NEND
(3)
*COMMENT
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
Parameter Endurance Data Retention ESD Susceptibility Latch-Up
Min. 1,000,000 100 2000 100
Max.
Units Cycles/Byte Years Volts mA
TDR(3) VZAP(3) ILTH(3)(4)
D.C. OPERATING CHARACTERISTICS VCC = +1.8V to +6.0V, unless otherwise specified. Limits Symbol ICC1 ICC2 ISB(5) ILI ILO VIL(3) VIH(3) VOL1 VOH1 VOL2 VOH2 Parameter Power Supply Current (Operating Write) Power Supply Current (Operating Read) Power Supply Current (Standby) Input Leakage Current Output Leakage Current Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Output Low Voltage Output High Voltage VCC-0.2 VCC - 0.8 0.2 -1 VCC x 0.7 Min. Typ. Max. 10 2 1 2 3 VCC x 0.3 VCC + 0.5 0.4 Units mA mA A A A V V V V V V 4.5VVCC<5.5V IOL = 3.0mA IOH = -1.6mA 1.8VVCC<2.7V IOL = 150A IOH = -100A VOUT = 0V to VCC, CS = 0V Test Conditions VCC = 5V @ 10MHz SO=open; CS=Vss VCC = 5.0V FCLK = 10MHz CS = VCC VIN = VSS or VCC
Note: (1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is VCC +0.5V, which may overshoot to VCC +2.0V for periods of less than 20 ns. (2) Output shorted for no more than one second. No more than one output shorted at a time. (3) This parameter is tested initially and after a design or process change that affects the parameter. (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to VCC +1V. (5) Maximum standby current (ISB ) = 10A for the Automotive and Extended Automotive temperature range.
Doc. No. 1001, Rev. G
2
CAT25C32/64
PIN CAPACITANCE (1)
Applicable over recommended operating range from TA=25C, f=1.0 MHz, VCC=+5.0V (unless otherwise noted).
Symbol COUT CIN
Test Conditions Output Capacitance (SO) Input Capacitance (CS, SCK, SI, WP, HOLD)
Max. 8 6
Units pF pF
Conditions VOUT=0V VIN=0V
A.C. CHARACTERISTICS Limits Vcc= 1.8V-6.0V SYMBOL PARAMETER tSU tH tWH tWL fSCK tLZ tRI(1) tFI(1) tHD tCD tWC tV tHO tDIS tHZ tCS tCSS tCSH Data Setup Time Data Hold Time SCK High Time SCK Low Time Clock Frequency HOLD to Output Low Z Input Rise Time Input Fall Time HOLD Setup Time HOLD Hold Time Write Cycle Time Output Valid from Clock Low Output Hold Time Output Disable Time HOLD to Output High Z CS High Time CS Setup Time CS Hold Time 500 500 500 0 250 150 250 250 250 100 100 10 250 0 250 100 200 100 100 Min. 50 50 250 250 DC 1 50 2 2 100 100 10 250 0 75 50 Max. VCC = 2.5V-6.0V Min. 50 50 125 125 DC 3 50 2 2 40 40 5 80 Max. VCC = 4.5V-5.5V Min. 20 20 40 40 DC 10 50 2 2 Max. ns ns ns ns MHz ns s s ns ns ms ns ns ns ns ns ns ns CL = 50pF Test UNITS Conditions
NOTE: (1) This parameter is tested initially and after a design or process change that affects the parameter.
3
Doc. No. 1001, Rev. G
CAT25C32/64
FUNCTIONAL DESCRIPTION
The CAT25C32/64 supports the SPI bus data transmission protocol. The synchronous Serial Peripheral Interface (SPI) helps the CAT25C32/64 to interface directly with many of today's popular microcontrollers. The CAT25C32/64 contains an 8-bit instruction register. (The instruction set and the operation codes are detailed in the instruction set table) After the device is selected with CS going low, the first byte will be received. The part is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The first byte contains one of the six op-codes that define the operation to be performed. Figure 1. Sychronous Data Timing
VIH
PIN DESCRIPTION
SI: Serial Input SI is the serial data input pin. This pin is used to input all opcodes, byte addresses, and data to be written to the 25C32/64. Input data is latched on the rising edge of the serial clock. SO: Serial Output SO is the serial data output pin. This pin is used to transfer data out of the 25C32/64. During a read cycle, data is shifted out on the falling edge of the serial clock. SCK: Serial Clock SCK is the serial clock pin. This pin is used to synchronize
tCS
CS
VIL tCSS VIH tCSH
SCK
VIL tSU VIH
tWH tH
tWL
SI
VIL
VALID IN
tRI tFI tV tHO tDIS HI-Z
VOH
SO
VOL
HI-Z
Note: Dashed Line= mode (1, 1) -- -- -- --
INSTRUCTION SET Instruction WREN WRDI RDSR WRSR READ WRITE Power-Up Timing(1)(2) Symbol tPUR tPUW Parameter Power-up to Read Operation Power-up to Write Operation Max. 1 1 Units ms ms Opcode 0000 0110 0000 0100 0000 0101 0000 0001 0000 0011 0000 0010 Operation Enable Write Operations Disable Write Operations Read Status Register Write Status Register Read Data from Memory Write Data to Memory
Note: (1) This parameter is tested initially and after a design or process change that affects the parameter. (2) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
Doc. No. 1001, Rev. G
4
CAT25C32/64
the communication between the microcontroller and the 25C32/64. Opcodes, byte addresses, or data present on the SI pin are latched on the rising edge of the SCK. Data on the SO pin is updated on the falling edge of the SCK. CS Chip Select CS: CS is the Chip select pin. CS low enables the CAT25C32/ 64 and CS high disables the CAT25C32/64. CS high takes the SO output pin to high impedance and forces the devices into a Standby Mode (unless an internal write operation is underway). The CAT25C32/64 draws ZERO current in the Standby mode. A high to low transition on CS is required prior to any sequence being initiated. A low to high transition on CS after a valid write sequence is what initiates an internal write cycle. WP Write Protect WP: WP is the Write Protect pin. The Write Protect pin will allow normal read/write operations when held high. When WP is tied low and the WPEN bit in the status register is set to "1", all write operations to the status register are inhibited. WP going low while CS is still low STATUS REGISTER 7 WPEN 6 X 5 X 4 X 3 BP1 2 BP0 1 WEL 0 RDY will interrupt a write to the status register. If the internal write cycle has already been initiated, WP going low will have no effect on any write operation to the status register. The WP pin function is blocked when the WPEN bit is set to 0. HOLD Hold HOLD: The HOLD pin is used to pause transmission to the CAT25C32/64 while in the middle of a serial sequence without having to re-transmit entire sequence at a later time. To pause, HOLD must be brought low while SCK is low. The SO pin is in a high impedance state during the time the part is paused, and transitions on the SI pins will be ignored. To resume communication, HOLD is brought high, while SCK is low. (HOLD should be held high any time this function is not being used.) HOLD may be tied high directly to Vcc or tied to Vcc through a resistor. Figure 9 illustrates hold timing sequence.
BLOCK PROTECTION BITS Status Register Bits BP1 BP0 0 0 1 1 0 1 0 1 Array Address Protected None 25C32: 0C00-0FFF 25C64:1800-1FFF 25C32: 800-0FFF 25C64:1000-1FFF 25C32: 0000-0FFF 25C64:0000-1FFF Protection No Protection Quarter Array Protection Half Array Protection Full Array Protection
WRITE PROTECT ENABLE OPERATION Protected Blocks Protected Protected Protected Protected Protected Protected
5
WPEN 0 0 1 1 X X
WP X X Low Low High High
WEL 0 1 0 1 0 1
Unprotected Blocks Protected Writable Protected Writable Protected Writable
Status Register Protected Writable Protected Protected Protected Writable
Doc. No. 1001, Rev. G
CAT25C32/64
STATUS REGISTER
The Status Register indicates the status of the device. The RDY (Ready) bit indicates whether the CAT25C32/ 64 is busy with a write operation. When set to 1 a write cycle is in progress and when set to 0 the device indicates it is ready. This bit is read only. The WEL (Write Enable) bit indicates the status of the write enable latch . When set to 1, the device is in a Write Enable state and when set to 0 the device is in a Write Disable state. The WEL bit can only be set by the WREN instruction and can be reset by the WRDI instruction. The BP0 and BP1 (Block Protect) bits indicate which blocks are currently protected. These bits are set by the user issuing the WRSR instruction. The user is allowed to protect quarter of the memory, half of the memory or the entire memory by setting these bits. Once protected the user may only read from the protected portion of the array. These bits are non-volatile.
The WPEN (Write Protect Enable) is an enable bit for the WP pin. The WP pin and WPEN bit in the status register control the programmable hardware write protect feature. Hardware write protection is enabled when WP is low and WPEN bit is set to high. The user cannot write to the status register (including the block protect bits and the WPEN bit) and the block protected sections in the memory array when the chip is hardware write protected. Only the sections of the memory array that are not block protected can be written. Hardware write protection is disabled when either WP pin is high or the WPEN bit is zero.
DEVICE OPERATION
Write Enable and Disable The CAT25C32/64 contains a write enable latch. This latch must be set before any write operation. The device powers up in a write disable state when Vcc is applied. WREN instruction will enable writes (set the latch) to thedevice. WRDI instruction will disable writes (reset the latch) to the device. Disabling writes will protect the device against inadvertent writes.
Figure 2. WREN Instruction Timing
CS
SK
SI
0
0
0
0
0
1
1
0
SO
HIGH IMPEDANCE
Note: Dashed Line= mode (1, 1) -- -- -- --
Figure 3. WRDI Instruction Timing
CS
SK
SI
0
0
0
0
0
1
0
0
SO Note: Dashed Line= mode (1, 1) -- -- -- --
HIGH IMPEDANCE
Doc. No. 1001, Rev. G
6
CAT25C32/64
READ Sequence The part is selected by pulling CS low. The 8-bit read instruction is transmitted to the CAT25C32/64, followed by the 16-bit address(the three Most Significant Bits are don't care for 25C64 and four most significant bits are don't care for 25C32). After the correct read instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal address pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address (1FFFh for 25C64 and FFFh for 25C32) is reached, the address counter rolls over to 0000h allowing the read cycle to be continued indefinitely. The readoperation is terminated by pulling the CS high. To read the status register, RDSR instruction should be Figure 4. Read Instruction Timing
CS 0 SK
OPCODE
sent. The contents of the status register are shifted out on the SO line. The status register may be read at any time even during a write cycle. Read sequece is illustrated in Figure 4. Reading status register is illustrated in Figure 5. WRITE Sequence The CAT25C32/64 powers up in a Write Disable state. Prior to any write instructions, the WREN instruction must be sent to CAT25C32/64. The device goes into Write enable state by pulling the CS low and then clocking the WREN instruction into CAT25C32/64. The CS must be brought high after the WREN instruction to enable writes to the device. If the write operation is initiated immediately after the WREN instruction without CS being brought high, the data will not be written to thearray because the write enable latch will not have been properly set. Also, for a successful write operation the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block protection level.
1
2
3
4
5
6
7
8
9
10
20
21
22
23
24
25
26
27
28
29
30
SI
0
0
0
0
0
0
1
1
BYTE ADDRESS*
DATA OUT
SO
HIGH IMPEDANCE
7
MSB
6
5
4
3
2
1
0
*Please check the instruction set table for address
Note: Dashed Line= mode (1, 1) -- -- -- --
Figure 5. RDSR Instruction Timing
CS 0 SCK
OPCODE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
SI
0
0
0
0
0
1
0
1
DATA OUT
SO
HIGH IMPEDANCE
7
MSB
6
5
4
3
2
1
0
Note: Dashed Line= mode (1, 1) -- -- -- --
7
Doc. No. 1001, Rev. G
CAT25C32/64
Byte Write Once the device is in a Write Enable state, the user may proceed with a write sequence by setting the CS low, issuing a write instruction via the SI line, followed by the 16-bit address (the three Most Significant Bits are don't care for 25C64 and four most significant bits are don't care for 25C32), and then the data to be written. Programming will start after the CS is brought high. Figure 6 illustrates byte write sequence. During an internal write cycle, all commands will be ignored except the RDSR (Read Status Register) instruction. The Status Register can be read to determine if the write cycle is still in progress. If Bit 0 of the Status Register is set at 1, write cycle is in progress. If Bit 0 is set at 0, the device is ready for the next instruction. Page Write The CAT25C32/64 features page write capability. After the first initial byte the host may continue to write up to 64 bytes of data to the CAT25C32/64. After each byte of data is received, six lower order address bits are internally incremented by one; the high order bits of address will remain constant. The only restriction is that the 64 bytes must reside on the same page. If the address counter reaches the end of the page and clock continues, the counter will "roll over" to the first address of the page and overwrite any data that may have been written. The CAT25C32/64 is automatically returned to the write disable state at the completion of the write cycle. Figure 8 illustrates the page write sequence. To write to the status register, the WRSR instruction should be sent. Only Bit 2, Bit 3 and Bit 7 of the status register can be written using the WRSR instruction. Figure 7 illustrates the sequence of writing to status register. DESIGN CONSIDERATIONS The CAT25C32/64 powers up in a write disable state and in a low power standby mode. A WREN instruction must be issued to perform any writes to the device after power up. Also,on power up CS should be brought low to enter a ready state and receive an instruction. After a successful byte/ page write or status register write the CAT25C32/64 goes into a write disable mode. CS must be set high after the
Figure 6. Write Instruction Timing
CS 0 SK
OPCODE DATA IN
1
2
3
4
5
6
7
8
21
22
23
24
25
26
27
28
29
30
31
SI
0
0
0
0
0
0
1
0
ADDRESS
D7 D6 D5 D4 D3 D2 D1 D0
SO
HIGH IMPEDANCE
Note: Dashed Line= mode (1, 1) - - - -
Figure 7. WRSR Instruction Timing
CS 0 SCK
OPCODE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
DATA IN
SI
0
0
0
0
0
0
0
1
7
MSB
6
5
4
3
2
1
0
SO
HIGH IMPEDANCE
Note: Dashed Line= mode (1, 1) -- -- -- --
Doc. No. 1001, Rev. G
8
CAT25C32/64
proper number of clock cycles to start an internal write cycle. Access to the array during an internal write cycle is ignored and program-ming is continued. On power up, SO is in a high impedance. When powering down, the supply should be taken down to 0V, so that the CAT25C32/64 will be reset when power is ramped back up. If this is not possible, then, following a brown-out episode, the CAT25C32/64 can be reset by refreshing the contents of the Status Register (See Application Note AN10).
Figure 8. Page Write Instruction Timing
CS
0 SK
1
2
3
4
5
6
7
8
21
22
23 24-31
32-39
24+(N-1)x8-1..24+(N-1)x8 24+Nx8-1
OPCODE
DATA IN
SI
0
0
0
0
0
0
1
0
ADDRESS
Data Byte 1
Data Byte 2
Data Byte 3
Data Byte N 0 7..1
SO
Note: Dashed Line = mode (1, 1) - - - -
HIGH IMPEDANCE
Figure 9. HOLD Timing
CS tCD SCK tHD HOLD tHZ SO
HIGH IMPEDANCE
tCD
tHD
Note: Dashed Line= mode (1, 1) -- -- -- --
tLZ
9
Doc. No. 1001, Rev. G
CAT25C32/64
ORDERING INFORMATION
Prefix CAT Device # 25C64 Product Number 25C32: 32K 25C64: 64K S Suffix I Temperature Range Blank = Commercial (0C to +70C) I = Industrial (-40C to +85C) A = Automotive (-40C to +105C) E = Extended (-40C to +125C) -1.8 TE13
Optional Company ID
Tape & Reel TE13: 2000/Reel
Package P = 8-Pin PDIP S = 8-Pin SOIC U14= 14-Pin TSSOP U20 = 20-Pin TSSOP L = PDIP (Lead free, Halogen free) V = SOIC, JEDEC (Lead free, Halogen free) Y14 = TSSOP (Lead free, Halogen free) Y20 = TSSOP (Lead free, Halogen free)
Operating Voltage Blank = 2.5 to 6.0V 1.8 = 1.8 to 6.0V
Notes: (1) The device used in the above example is a 25C64SI-1.8TE13 (SOIC, Industrial Temperature, 1.8 Volt to 6 Volt Operating Voltage, Tape & Reel)
Doc. No. 1001, Rev. G
10
REVISION HISTORY
Date 8/4/2004 03/29/05 Rev. F G Reason Updated Features Updated DC Operating Characteristics table & notes Update Reliability Characteristics Update Instruction Set - Power-Up Timing
Copyrights, Trademarks and Patents Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:
DPP TM AE2 TM
Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.
CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.
Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur. Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale. Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.
Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000 Fax: 408.542.1200 www.catalyst-semiconductor.com
Publication #: Revison: Issue date:
1001 G 03/29/05

▲Up To Search▲

Price & Availability of CAT25C64PSATE13

	To Download CAT25C64PSATE13 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .